Abstract-This work proposes a new method for dissociating both channel conductions of two levels vertically stacked inversion mode nanowires (NWs) composed by a Gate-All-Around (GAA) level on top of an Ω-gate level. The proposed methodology is based on experimental measurements of the total drain current (IDS) varying the back gate bias (VB), aiming the extraction of carriers' mobility of each level separately. The methodology consists of three main steps and accounts for VB influence on mobility. The behavior of non-stacked Ω-gate NWs are also discussed varying VB through experimental measurements and tridimensional numerical simulations in order to sustain proposed expressions of mobility dependence on VB for the bottom level of the stacked structure. Lower mobility was obtained for GAA in comparison to Ω-gate. The procedure was validated for a wide range of VB and up to 150°C. Similar temperature dependence of mobility was observed for both Ω-gate and GAA levels.
I. INTRODUCTION
Multiple gate MOSFETs have attracted the interest of semiconductor industry due to strong immunity against short channel effects and great scalability because of improved electrostatic coupling [1] - [3] . Ω-gate and GAA MOSFETs with nanoscale cross-section, also denominated as nanowires, turned into candidates for future technological nodes due to their performance [2] , [4] . Such devices are fabricated with close dimensions for both silicon thickness (HFIN) and fin width (WFIN), around 10nm. In order to fulfill higher drive current requests and increase the on-state current by footprint (ION/WFIN), nanowires have been recently vertically stacked thanks to advances on tridimensional integration process [5] - [7] .
Once vertically stacked NWs present overall channel width (Weff) proportional to the number of stacked levels (or beams), these devices have higher aspect ratio, which is necessary for NWs to reach industrial targets for saturation current [8] .
The implementation of vertically stacked NWs brings technological challenges such as the reduction of intrinsic parasitic capacitance and integration of carriers' mobility boosters. These problems have been recently addressed by the innovative structure fabricated at CEA-LETI, combining inner spacers and SiGe source/drain in vertically stacked p-type NW MOSFETs [7] . The overall effective mobility of these stacked NWs was investigated in [9] , while [10] presented a methodology to perform individual electrical characterization of each NW level including explicit expressions for the low field mobility (µ0) and mobility degradation coefficients (θ1 and θ2) dependence on VB. Once the first work aiming to separate the channel conductions of staked multiple gate devices using VB [11] does not take into account transport parameters dependence on the back bias, the methodology proposed in [10] improves [11] . In this work, we extend [10] by including experimental measurements and tridimensional numerical simulations of non-stacked Ω-gate NWs varying VB in order to explain physical effects in the potential, electric field and holes mobility under different back bias conditions. Such explanations are important to understand the vertically stacked NWs behavior and, therefore, sustain the expressions used for mobility dependence on VB in the proposed methodology for individual electrical characterization, once the bottom level of the stacked structure is Ω-shaped. Moreover, this work brings deeper details of the proposed methodology step by step, so it can be easily reproduced. Discussions concerning temperature influence on VB dependence are also presented in this work.
The paper is organized as follows: Section II details the devices characteristics for both stacked (Section II-A) and non-stacked NWs (Section II-B). Section III presents the main physical effects of applying VB on mobility of non-stacked Ω-gate NWs (Section III-A), the proposed methodology to dissociate channel conductions of two levels vertically stacked NWs (Section III-B) and temperature influence on VB dependence (section III-C). Finally, Section IV points out the main conclusions of this work.
II. DEVICES CHARACTERISTICS

A. Vertically stacked NWs
Transistors are [110]-oriented vertically stacked p-type inversion mode nanowires MOSFETs with two levels, being the bottom level Ω-gated and the top level GAA. Figure 1 shows Transmission Electron Microscopy (TEM) images of the studied stacked NWs cross section (a) and the longitudinal section (b).
Usually the vertically stacked NWs have an Ω-gated bottom level while the upper levels are GAA because the fabrication process starts from Fully Depleted (FD) SOI wafers. The first Si channel lies on top of the buried oxide and the upper channels are fabricated on top of SiGe layers, which are replaced after selective etching, giving place to the surrounded gate stack of GAA NWs. From Figure 1 .a, it is possible to note that the front gate of the bottom NW is electrostatically coupled with the back gate.
Although narrow triple gate MOSFETs present lower back gate bias (VB) influence in comparison to planar MOSFETs [12] , the potential lines coming from the back gate manage to reach the Si channel through the interface between Si and buried oxide. On the other hand, the top NW is independent of VB because it is surrounded by the gate stack. Despite the lower impact of VB over the electrical parameters of narrow Ω-NWs, since the bottom NW is VB dependent while the top one is VB independent, back biasing can be used as a tool to separate the channels conduction. The interest of using back bias in this work is attached to the methodology proposed in Section III to perform individual electrical characterization for future technology optimization.
Devices have been fabricated at CEA-LETI, starting from Silicon-On-Insulator (SOI) wafers with 145nm buried oxide thickness (tBOX) and using a replacement metal gate (RMG) process to obtain a gate stack composed by HfO2/TiN/W, resulting in effective oxide thickness (EOT) of 1.15nm. Each level has a 10nm thick undoped Si channel and both levels are attached by common metal gate and Si0.7Ge0.3:B raised source/drain (B doping level in the order of few 10 20 cm −3 [13] ). The transistors have been fabricated in multi finger structures with 50 fins in parallel and channel length (L) of 100nm. Further fabrication details of the stacked-NWs studied in this work can be found in [7] . Second, for sufficiently low VB a second gm peak appears at higher VGS voltages. This second gm peak presents the opposite behavior from 0V < VB < 50V. The effect that explains the first behavior is related to the effective mobility changing with VB, which will be detailed in Section III-A. The second effect happens due to VTH mismatch, the closer both threshold voltages get, the higher the transconductance, once both conductions are overlapped from their starting point, where no strong mobility degradation is observed yet due to surface roughness. with VB increase, while VTH_GAA remains constant once the top NW is VB independent. Due to thin silicon layer, the bottom NW never reaches accumulation [14] . At VB = 50V, VTH_ΩG = VTH_GAA. The NW level with lower |VTH| conducts at lower |VGS| and, therefore, dominates the subthreshold slope behavior of the overall structure. The IDS of the NW level with higher |VTH| is orders of magnitude lower comparing to the other NW level, at a given VGS in the subthreshold regime, so its subthreshold characteristic is hidden in the I-V curve of the overall structure. For VB > 50V, |VTH_ΩG| > |VTH_GAA|, thus the subthreshold characteristics observed in IDS are determined by the GAA-NW. This explanation is consistent with constant S results varying VB above 50V, because GAA characteristics are independent of VB. 
B. Non-stacked Ω-NWs
Once the overall behavior of the stacked structure varying VB is determined by the bottom level, nonstacked Ω-NWs will be also studied in order to better understand the stacked NWs behavior with VB. IDS with VB as in Figure 2 .a, a single gm peak is observed in Figure 5 .b, once the non-stacked transistor is a single level NW. As VB increases, the maximum gm decreases in a practically constant rate, suggesting stronger mobility degradation effect as VB gets higher. Such behavior is coherent with results in Figure   2 .b for negative back bias. The physical effects resulted from VB influence will be discussed in details in Section III-A. 
III. RESULTS AND DISCUSSION
A. Back bias dependence for non-stacked Ω-NWs
Tridimensional numerical simulations were performed in Sentaurus Device Simulator, from Synopsys [17] . Same dimensions and materials as in fabricated Ω-NWs were used to build the simulated structures in Sentaurus Process [18] , as shown in depletion appears around 7.5nm far from the silicon/buried oxide interface indicating that inversion layer occurs up to 2.5nm far from the front interface. These effects are clearer in Figure 7 .c, where the front and back conductions are observed by the peaks of holes concentration, around 2nm close to the front interface for VB from 100V to -60V and then a second peak appearing close to the back interface for VB = -80V and -100V. Figure 7 .a also shows the electrostatic potential decrease with VB increase at the front interface and opposite behavior at the back interface. Potential changing is reflected in the holes concentration in Figure 7 .c, where the peak at the front interface increases with VB increase at the front interface and opposite behavior is verified at the back interface. Figure 7 .b shows the electric field increase with VB increase, which leads to stronger mobility degradation [1] . Moreover, it is observed in Figure 7 .c that the conduction peak moves into the center of the silicon layer with VB reduction. The center of the transistor should present higher effective mobility due to smaller electric field (see Figure 7 .b) and lower surface roughness scattering in the case of fabricated devices. Indeed, as discussed in [19] , the inversion charge distribution in the channel is modulated by VB.
Therefore, after the analysis of Figure 7 , it is possible to state that the effective mobility is expected to reduce with VB increase because of holes concentration increase and its position change along the NW channel. comparing to mobility closer to the front oxide interface, mobility in the center and closer to the buried oxide of fabricated devices must be even higher than those in simulations, because of smaller defects and better interface quality at the second interface [20] , which are not considered in these simulations.
Besides, it is observed that holes mobility closer to the buried oxide decreases with VB decrease for VB = -80V and -100V, which happens because of holes concentration increase in this region, where some back conduction starts to appear, as verified in Figure 7 .c. Results were calculated by split C-V technique [21] . As expected from gm results in Figure 5 and explained by results in Figure 7 , the effective mobility shows significant degradation with VB increase (up to 37% considering maximum mobility variation from VB = -100V to 100V). Curves shift to the right indicate VTH decrease with VB increase, where ∆VTH/∆VB has been extracted around -1.1mV/V from I-V simulations. Similar result has been obtained from measurements in Figure 5 , where ∆VTH/∆VB = -1.0mV/V. Figure 9 also shows that µeff differences among curves with different VB reduces with VGS increase, indicating that first order mobility degradation coefficient (θ1) increases with VB reduction. This assumption is confirmed in Section III-B after complete extraction of mobility parameters through the proposed methodology. 
B. Methodology for mobility dissosiation in stacked NWs
Once measured IDS -VGS curves varying VB are obtained for stacked NWs, it is possible to dissociate the bottom and top levels mobility contribution in 3 steps, by using the following proposed methodology. In order to show the extended validity of the proposed methodology, a wide range and large number of VB values were taken into account. Since linear equations are used to express mobility dependence on VB, the technique can also be successfully employed with much fewer IDS -VGS curves and lower VB values.
Concerning the range of geometrical parameters for the application of the proposed methodology, WFIN and HFIN must be equal or larger than 10nm, so quantum effects can be considered negligible. Moreover, the models do not account for short channel effects, so nanowires with long channel length are desired.
Step 1.
In order to obtain the overall parameters related to the sum of contributions of Ω-and GAA-NWs, Yfunction method is applied to the measured IDS. At this step, VGS range where Y-function is applied must be chosen to capture the back bias influence on low field mobility of the Ω-NW. From the dashed lines in Figure 2 .b, where VB < 0V, it is observed that gm peak significantly decreases with VB increase on the same way as observed in Figure 5 .b for non-stacked NW. Moreover, Figure 3 shows that negative values of VB lead to constant VTH_Ω and VTH_GAA. When both top and bottom levels present constant threshold voltage with VB variation, IDS_ΩG and IDS_GAA do not shift along VGS. In this case, the overlap between the two currents must not influence the extraction of VB dependence. Therefore, gm variation at negative VB should be only linked to µeff effect. As previously discussed in Section III-A, a linear dependence between mobility parameters and VB is expected for Ω-NWs. Moreover, linear expressions can be considered with small errors for a wide VB range. Therefore, the bottom level first and second order mobility degradation coefficients and low field mobility can be written as θ1,ΩG = Aθ1 + aθ1×VB; θ2,ΩG = Bθ2 + bθ2×VB and µ0,ΩG = Cµ0 + cµ0×VB. On the other hand, the GAA level mobility parameters are constants and given by θ1,GAA, θ2,GAA and µ0,GAA.
From Figure 11 , the linear fittings of data points lead to the extraction of slope and intercept, where the slopes indicate the VB dependence of the parameters. As the GAA-NW contribution does not change with VB, slopes extracted from Figure 11 can be exclusively attributed to the bottom Ω-NW and correspond to aθ1, bθ2 and cµ0.
Step 2.
For VB ≥ 0, as there is no back conduction, the stacked NW drain current can be written as
where the drain currents of Ω-and GAA-NWs, at low VDS, are given by 
Fitting (4) to experimental measurements allow determining the remaining mobility parameters for the bottom Ω-NW, which are the intercepts Aθ1, Bθ2 and Cµ0. Figure 13 shows ∆IDS as a function of VGS for VB1 = 0V and several positive VB2 values, ranging from 10V to 90V. Good agreement is obtained comparing measurements and fitted expression (4). Step 3.
After step 2, IDS,ΩG can be fully calculated, once all parameters for the bottom level are determined.
Fitting IDS measurements to (1), it is possible to extract the top level parameters θ1,GAA, θ2,GAA and µ0,GAA. Figure   10 (80 -0.21VB), corroborating with the validity of the proposed method. Lower µ0 is obtained for GAA-NW in comparison to bottom Ω-NW, which could be related to the defects that might have shifted its VTH ( Figure 3) . Besides, lower mobility is expected for GAA in comparison to Ω-shaped structures due to detrimental stronger contribution of (100)/[110] surface for holes [24] . In case of many GAA stacked levels over one Ω-gate level, it would still be possible to apply the proposed methodology and extract the mobility parameters of the Ω-NW. If an approximation where all GAA-NWs present similar characteristics (dimensions, defects and mobility scattering) can be considered reliable for a given technology, the mobility parameters could be also extracted for the GAA levels. Since uniformity for GAA-NWs is hard to obtain during the fabrication process of several stacked levels, the technique applicability would depend on how interesting the extraction of average behaviors for the GAA-NWs would be.
C. Temperature dependence for stacked NWs
By applying the proposed methodology in stacked NWs under different temperature conditions, it is possible to study the temperature dependence on the back bias influence on mobility. Stacked NWs have been measured from 25°C up to 150°C and µ0 has been extracted for both bottom and top levels through the proposed method. It is important to mention that nanowires present quantum confinement effects at cryogenic operation [25] , so the methodology should be no longer valid at very low temperatures. Figure   17 shows results of the low field mobility as a function of VB at different T, for the bottom Ω-NW with WFIN = 25nm, L = 100nm and VDS = -40mV. It is observed the expected mobility decrease with T increase [26] , reducing from 68cm 2 /V.s (at 25°C and VB = 0V) to 52cm 2 /V.s (at 150°C and VB = 0V), which represents 21% of degradation. Lower mobility obtained for WFIN = 25nm (68cm 2 /V.s at 25°C and VB = 0V) in comparison to WFIN = 15nm (79cm 2 /V.s at 25°C and VB = 0V, in Figure 16 ) is due to higher (100)/[110] surface contribution, as already discussed in [9] , [24] . Moreover, Figure 17 shows that µ0 slopes significantly decrease with T increase, suggesting stronger back bias influence at lower T conditions. pushes the inversion channel to the center of the silicon layer, as studied in Figure 7 .c, reduced surface roughness contribution and higher phonon scattering contribution are expected. Unlike surface roughness scattering, phonon scattering is high T dependent, which leads to strong µ0 T-dependence with VB. For positive VB, carriers are pushed against the interface and surface roughness limited contribution is dominant. Since this mobility degradation mechanism is T independent, µ0 is almost constant varying T.
The same trend for Δµ0/ΔT with VB variation has been observed in non-stacked Ω-NWs MOSFETs, as indicated in Table 1 . Results of Δµ0/ΔT for the bottom level of stacked NW in Figure 18 and non-stacked Ω-NW with WFIN = 20nm, L = 100nm have been summarized in Table 1 at VB = -30, 0 and 30V. Mobility T-dependence has been evaluated considering measurements with T ranging from 25°C to 150°C. The proposed method has been also applied in stacked NWs up to 150°C to study µ0 T-dependence with VB. Results are consistent with physical effects known for mobility scattering mechanisms dependence on temperature, validating the proposed methodology. Mobility dependence on T for Ω-NWs remarkably varies with VB in the studied range.
